

05-22-00

A

PTO/SB/05 (2/98)

Please type a plus sign (+) inside this box → ☐05/18/00  
JC812 U.S. PTO**UTILITY  
PATENT APPLICATION  
TRANSMITTAL**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.

TI-29012

First Named Inventor or Application Identifier

Youngmin Kim et al.

Title

A Tunable Sidewall Spacer Process For CMOS Integrated Circuits

Express Mail Label No.

EL547739190US

On Page 1 of the specification, before line 1, insert -This application claims priority under 35 USC § 119(e)(1) of provisional application number 60/137,774 filed 06/04/1999

**APPLICATION ELEMENTS**

See MPEP Chapter 600 concerning utility patent application contents

**ADDRESS TO:**Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☒ \*Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification [Total Pages **18**]  
(preferred arrangement set forth below)  
- Descriptive title of the invention  
- Cross References to Related Applications  
- Statement Regarding Fed sponsored R&D  
- Reference to Microfiche Appendix  
- Background of the Invention  
- Brief Summary of the Invention  
- Brief Description of the Drawings (if filed)  
- Detailed Description  
- Claim(s)  
- Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC d113) [Total Sheets **2**]
4. Oath or Declaration [Total Pages **2**]  
a. ☒ Newly Executed (original or copy)  
b. ☐ Copy from a prior application (37 CFR §1.63(d))  
(for continuation/divisional with Box 17 completed)  
[Note Box 5 below]  
i. ☐ **DELETION OF INVENTOR(S)**  
Signed statement attached deleting inventor(s)  
named in the prior application,  
see 37 CFR §1.63(d)(2) and 1.33(b)
5. ☐ Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a copy of  
the oath or declaration is supplied under Box 4b, is considered as  
being part of the disclosure of the accompanying application and is  
hereby incorporated by reference therein
6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)  
a. ☐ Computer Readable Copy  
b. ☐ Paper Copy (identical to computer copy)  
c. ☐ Statement verifying identical of above copies

**ACCOMPANYING APPLICATION PARTS**

8. ☒ Assignment Papers (cover sheet & Documents(s))
9. ☐ 37 CFR §3.73(b) Statement (when there is an assignee) ☒ Power of Attorney
10. ☐ English Translation Document (if applicable)
11. ☐ Information Disclosure Statement (IDS)/PTO-1449 ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
14. ☐ \*Small Entity Statement(s) ☐ Statement filed in prior application  
(PTO/SB/09-12) Status still proper and desired
15. ☐ Certified Copy of Priority Document(s)  
if foreign priority is claimed
16. ☐ Other

\*A new statement is required to be entitled to pay small entity fees, except where one has been filed in a prior application and is being relied upon

17. If a **CONTINUING APPLICATION**, check appropriate box and supply the requisite information below and in a preliminary amendment:☐ Continuation☐ Divisional☐ Continuation-in-part (CIP)

of prior application No: /

Prior application information: Examiner \_\_\_\_\_

Group / Art Unit: \_\_\_\_\_

**18. CORRESPONDENCE ADDRESS**

Customer Number or Bar Code Label

(Insert Customer No. or Attach bar code label here)



Correspondence address below

NAME	Peter K. McLarty, Texas Instruments Incorporated		
ADDRESS	PO Box 655474, M/S 3999		
CITY	Dallas	STATE	TX
COUNTRY	USA	TELEPHONE	(972) 917-4258
		ZIP CODE	75265
		FAX	(972) 917-4418

Name (PrintType)

Peter K. McLarty

Registration No.

44923

Signature

Date

5/18/2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

# A TUNABLE SIDEWALL SPACER PROCESS FOR CMOS INTEGRATED CIRCUITS

## 5 FIELD OF THE INVENTION

The invention is generally related to the field of MOSFET transistors and more specifically to a novel method of forming tunable sidewalls in CMOS integrated circuits for  
10 optimized performance of both the NMOS and PMOS transistors.

## BACKGROUND OF THE INVENTION

15 As the critical dimensions on CMOS integrated circuits scale down, series resistance is becoming an increasingly important limitation for transistor performance. Series resistance mainly arises from the following three sources  
20 in the transistor: the lightly doped drain (LDD) structure, the contact and line resistance, and the channel resistance. The LDD structure which is necessary to reduce hot electron degradation is the largest contributor to the total series resistance in the transistor. The effect of  
25 series resistance on transistor drive current ( $I_{on}$ ) is a function of the current itself and the higher conductivity of NMOS transistors make them more susceptible to series resistance effects than PMOS transistors.

30 Currently, the LDD structure is formed using sidewall spacers and self aligned ion implantation. Typically, after the gate structure is formed, a self aligned implant is performed to form the LDD structures in regions adjacent to the transistor gate. N-type dopant species are implanted in

NMOS transistors and p-type dopant species are implanted in PMOS transistors. Following this LDD implant, a thick layer of silicon nitride is formed and anisotropically etched to form sidewall structures adjacent to the gate of both the NMOS and PMOS transistors. Source and drain implants are then performed to form the heavily doped source and drain regions for both transistor types. During the annealing of the implanted species, diffusion will cause the LDD region to shift under the gate regions. This diffusion will be larger for the PMOS transistors due to the use of boron in the LDD and source and drain regions.

A reduction in the series resistance of the transistor can be achieved by reducing the sidewall thickness thereby shortening the LDD regions. This shortening will however result in the overrun of the LDD regions in the PMOS transistors caused by diffusion from the source drain regions. This will lead to increased transistor leakage currents rendering the circuit inoperable. There is a therefore a need for a method of tuning the sidewall spacers for both the NMOS and PMOS transistors without adding cost and complexity to the process.

## SUMMARY OF THE INVENTION

The instant invention is a method of forming sidewall structures in CMOS integrated circuits for optimized performance of both the NMOS and PMOS transistors. The method comprises the steps of: forming a PMOS transistor gate structure on a n-type region of a semiconductor substrate; forming a NMOS transistor gate structure on a p-

type region of said semiconductor substrate; forming  
sidewall structures adjacent to said NMOS transistor gate  
structure and said PMOS transistor gate structure; and  
etching said sidewall structure adjacent to said NMOS  
5 transistor gate structure such that the width of the  
sidewall structure adjacent to said NMOS transistor gate  
structure is less than the width of the sidewall structure  
adjacent to said PMOS transistor gate structure. The  
etching of the sidewall is performed using an anisotropic  
10 etch and the sidewall structure is a material selected from  
the group consisting of silicon nitride, silicon oxide, and  
silicon oxynitride.

## BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

- 5 FIGURES 1A - 1C are cross-sectional diagrams for an embodiment of the instant invention.

Common reference numerals are used throughout the figures to represent like or similar features. The figures  
10 are not drawn to scale and are merely provided for illustrative purposes.

## DETAILED DESCRIPTION OF THE INVENTION

- 15 While the following description of the instant invention revolves around FIGURES 1A - 1C, the instant invention can be utilized in any semiconductor device structure. The methodology of the instant invention provides a solution to  
20 tuning the width of the sidewall spacers for both NMOS and PMOS transistors with no added process complexity.

Referring to Figure 1A, a substrate 10 of a first conductivity type is provided containing a region of a  
25 second conductivity type 20. In an embodiment of the instant invention, the first conductivity type is p-type and the second conductivity type is n-type. A gate dielectric 30 is formed on both regions of the substrate 10 and 20. The gate dielectric 30 may be comprised of an  
30 oxide, thermally grown SiO<sub>2</sub>, a nitride, an oxynitride, or any combination thereof, and is preferably on the order of 1 to 10 nm thick. A layer of silicon containing material (which will be patterned and etched to form gate structure

40) is formed on gate dielectric 30. Preferably, this silicon-containing material is comprised of polycrystalline silicon("poly" or "polysilicon"), but it may be comprised of epitaxial silicon or any other semiconducting material.

5 Contained in the substrate will be isolation structures 50. These isolation structures may comprise an oxide or some other insulator. The purpose of the isolation structure 50 is to isolate the active devices from one another on the substrate.

10

For the embodiment of the instant invention shown in Figures 1A - 1C, the substrate 10 is p-type and the well 20 is n-type. The NMOS transistor will be fabricated in 10 and the PMOS transistor in region 20. With the gate structures 15 40 defined, a layer of photoresist is formed over the substrate 10. Using standard photolithographic techniques, the resist is patterned and etched to produce areas of resist that cover the PMOS transistor. A blanket pocket p-type implant followed by a blanket n-type LDD implant is 20 performed resulting in the p-type doping profile 60, and the n-type doping profile 70. In current integrated circuit technology, pocket implants refer to an implant that is used to reduce the effect of the short transistor gate length on transistor properties such as threshold voltage. 25 The effect of the pocket implant is not however limited to threshold voltage. The pocket implant for a particular transistor type usually results in a doping profile that extends beyond the drain extension of the transistor. The species of the p-type pocket implant can consist of B, BF<sub>2</sub>, Ga, In, or any other suitable p-type dopant. The species of 30 the n-type LDD implant can consist of As, P, Sb, or any other suitable n-type dopant. The order of the implants is

somewhat arbitrary and the LDD implant could be performed before the pocket implant. After the completion of the p-type pocket implant, the n-type LDD implant, and any subsequent processing if required, the photoresist is removed using standard processing techniques. Following the removal of the photoresist any number of processes may be performed before forming the LDD regions of the PMOS transistors.

To form the PMOS LDD regions, a layer of photoresist is formed on the substrate 10, patterned and etched to cover or mask the NMOS transistor. A blanket pocket n-type implant followed by a blanket p-type LDD implant is performed resulting in the n-type doping profile 80, and the p-type doping profile 90. The species of the n-type pocket implant can consist of As, P, Sb or any other suitable n-type dopant. The species of the p-type LDD implant can consist of B, BF<sub>2</sub>, Ga, In, or any other suitable p-type dopant. The order of the implants is somewhat arbitrary and the LDD implant could be performed before the pocket implant. After completion of the implants and any other necessary process steps a sidewall film 100 is formed on the substrate. The photoresist is removed and a sidewall film 100 is formed over the gate structures 40 and the surface of the substrate 10 for the purposes of forming sidewall structures for the gate structures 40. This sidewall film can comprise of silicon nitride, silicon oxynitride, silicon oxide, or any film with similar properties.

Shown in Figure 1B is the structure of Figure 1A after an anisotropic sidewall etch process. The sidewall

structures for the NMOS transistor 110 and the PMOS transistor 120 are formed simultaneously using the same etching process. These initial sidewall structures have a first width 101 as shown in Figure 1B. In an embodiment  
5 where the sidewall film is silicon nitride, a two step etch process can be used to form the sidewalls. The first step consists of a timed silicon nitride plasma etch with a base pressure of 100-300mT, a power level of 100-300 Watts, a gap of 1.5cm, 120-200 sccm of SF<sub>6</sub>, 50-80 sccm of He, and 6  
10 Torr He backside pressure. This etch process has a silicon nitride, silicon, silicon oxide selectivity of about 1 to 1. This process is used to etch the majority of the sidewall film. The second step of the sidewall etch process is a highly selective nitride etch process. This process  
15 comprises a base pressure of 400-800mT, a power level of 100-300 Watts, a gap of 1.0cm, 120-200 sccm of SF<sub>6</sub>, 5-30 sccm of HBr, and 6 Torr He backside pressure. This etch process has a silicon nitride, silicon, silicon oxide selectivity of about 4 to 1. Following the sidewall  
20 formation and any other necessary process steps the source drain regions are formed. Typically, this process involves two masking steps using photoresist as the masking material. In the first masking step, photoresist is formed and patterned 130 to cover the NMOS transistor and the  
25 source drain region for the PMOS transistor formed by ion implantation. This results in the p-type doping profile 140 shown in Figure 1B. The species of the p-type source drain implant can consist of B, BF<sub>2</sub>, Ga, In, or any other suitable p-type dopant.

30  
In the second masking step, the photoresist film 130 is removed and a new photoresist film is formed and



patterned 150 to cover or mask the PMOS transistor as shown in Figure 1C. An addition sidewall etch is performed with the resist film 150 present to reduce the width of the NMOS sidewalls 110 while leaving the PMON sidewalls 120 unaffected. The new width of the NMOS transistor 102 will be less than the sidewall width 101 of the PMOS transistor. This etch should be relatively isotropic and have high selectivity to the exposed silicon and silicon oxide surfaces on the wafer. For the embodiment where the sidewall is silicon nitride, a suitable etch process is a plasma etch comprising a base pressure of 400-800mT, a power level of 100-300 Watts, a gap of 1.0cm, 120-200 sccm of SF6, 5-30 sccm of HBr, and 6 Torr He backside pressure. This etch process has a silicon nitride, silicon, silicon oxide selectivity of about 4 to 1. Following this selective NMOS sidewall etch, the source drain regions of the NMOS transistor are formed using ion implantation. The resulting n-type doping profile 160 is shown in Figure 1C. The species of the n-type source drain implant can consist of As, P, Sb or any other suitable n-type dopant. The CMOS integrated circuit can then be completed using the necessary processing steps. By reducing the width of the sidewall structures 102 of the NMOS transistor compared to the sidewall structures of the PMOS transistors 101, the series resistance associated with the NMOS LDD can be reduced without affecting the transistor leakage current of the PMOS transistor.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative

embodiments, as well as other embodiments of the invention will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications  
5 or embodiments.

WE CLAIM:

1. A method of forming a CMOS sidewall spacer, comprising  
5 the steps of:

forming a PMOS transistor gate structure on a n-type  
region of a semiconductor substrate;

- 10 forming a NMOS transistor gate structure on a p-type  
region of said semiconductor substrate;

- 15 forming sidewall structures adjacent to said NMOS  
transistor gate structure and said PMOS transistor gate  
structure; and

- 20 etching said sidewall structure adjacent to said NMOS  
transistor gate structure such that the width of the  
sidewall structure adjacent to said NMOS transistor gate  
structure is less than the width of the sidewall  
structure adjacent to said PMOS transistor gate  
structure.

- 25 2. The method of claim 1 wherein said etching of said  
sidewall structure is an anisotropic etch.

- 30 3. The method of claim 1 wherein said sidewall structure is  
a material selected from the group consisting of silicon  
nitride, silicon oxide, and silicon oxynitride.

4. A method for forming CMOS sidewall spacers, comprising the steps of:

5 providing a semiconductor substrate of a first conductivity type with a region of a second conductivity type;

10 forming a gate dielectric on said semiconductor substrate;

forming a conductive layer on said gate dielectric;

15 etching said conductive layer and said gate dielectric to form a first transistor gate stack with an upper surface on said semiconductor substrate of a first conductivity and a second transistor gate stack with an upper surface on said region of said semiconductor substrate of a second conductivity type;

20 forming at least one first sidewall structure of a first width adjacent to said second transistor gate stack; and

25 forming at least one second sidewall structure of a second width adjacent to said first transistor gate stack wherein said second width is less than said first width.

30 5. The method of claim 4 where said forming at least one first sidewall structure of a first width comprises:

forming a sidewall film over said semiconductor substrate; and

5 etching said sidewall film using an anisotropic etch such that all of said sidewall film is removed from said upper surface of said first transistor gate stack and a portion of said sidewall film is left adjacent to said second transistor gate stack.

10

6. The method of claim 5 where the sidewall film is silicon nitride, silicon oxide, or silicon oxynitride.

15

7. The method of claim 5 wherein said anisotropic etch is a plasma etch.

20

8. The method of claim 4 where said forming at least one second sidewall structure of a second width comprises:

providing a first transistor gate stack with at least one adjacent sidewall film of a first width;

masking said second transistor gate stack using a source drain implant mask; and

25

etching said sidewall film of a first width adjacent to said first transistor gate stack.

9. A method of forming a CMOS sidewall spacer method comprising the steps of:

5 providing a semiconductor substrate of a first conductivity type with a region of a second conductivity type;

forming a gate dielectric on said semiconductor substrate;

10

forming a conductive layer on said gate dielectric;

15

etching said conductive layer and said gate dielectric to form a first transistor gate stack with an upper surface on said semiconductor substrate of a first conductivity and a second transistor gate stack with an upper surface on said region of said semiconductor substrate of a second conductivity type;

20

forming a sidewall film over said semiconductor substrate;

25

etching said sidewall film using an anisotropic etch such that all of said sidewall film is removed from said upper surface of said first transistor gate stack and said upper surface of said second transistor gate stack, wherein a plurality of sidewall structures of a first width are formed adjacent to said first transistor gate stack and said second transistor gate stack;

30

masking said second transistor gate stack with a photoresist pattern used for source drain implantation;

etching said sidewalls of a first width adjacent to said first transistor gate stack thereby forming sidewalls of a second width adjacent to said first transistor gate stack wherein said second width is less than said first width.

10. The method of claim 9 wherein said sidewall film is silicon nitride, silicon oxide, or silicon oxynitride.

11. The method of claim 9 wherein said anisotropic etch is a plasma etch.

12. The method of claim 9 wherein said first conductivity type is p-type.

13. A CMOS integrated circuit comprising:

a semiconductor substrate of a first conductivity type  
with a region of a second conductivity type;

5

a first transistor gate stack on said semiconductor  
substrate of a first conductivity;

10

a second transistor gate stack on said region of said  
semiconductor substrate of a second conductivity type;

sidewalls of a first width adjacent to said second  
transistor gate stack; and

15

sidewalls of a second width adjacent to said first  
transistor gate stack wherein said second width is less  
than said first width.

20

14. The CMOS integrated circuit of claim 13 wherein said  
first conductivity type is p-type.

25

15. The CMOS integrated circuit of claim 13 wherein said  
first and second transistor gate stacks comprise a  
dielectric layer adjacent to a conductive layer.

30

16. The CMOS integrated circuit of claim 14 wherein said  
dielectric layer is silicon oxide, silicon oxynitride or  
silicon nitride.

17. The CMOS integrated circuit of claim 14 wherein  
said conductive layer is doped silicon or a metal.



18. The CMOS integrated circuit of claim 13 wherein said sidewalls of a first width is silicon nitride, silicon oxide, or silicon oxynitride.

5 19. The CMOS integrated circuit of claim 13 said sidewalls of a second width is silicon nitride, silicon oxide, or silicon oxynitride.

[illegible]

# ABSTRACT

A mixed voltage CMOS process for high reliability and high  
5 performance core transistors and input-output transistors  
with reduced mask steps. A gate stack (30) is formed over  
the silicon substrate (10). Ion implantation is performed  
of a first species and a second species to produce the  
doping profiles (70, 80, 90, 100) in the input-output  
10 transistors.

T1-29012 1/2




FIG 1A

10




FIG 1B

10

T1-29012 2/2





FIG 1C

**APPLICATION FOR UNITED STATES PATENT**  
**DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, section 1.56;


I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION: <b>A TUNABLE SIDEWALL SPACER PROCESS FOR CMOS INTEGRATED CIRCUITS</b>		
POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH.  Robby T. Holland, Reg. No. 33,304 W. James Brady III, Reg. No. 32,080 Richard L. Donaldson, Reg. No. 25,673 William B. Kempner, Reg. No. 28,228 Jay M. Cantor, Reg. No. 19,906		
SEND CORRESPONDENCE TO:  Robby T. Holland Texas Instruments Incorporated PO Box 655474, M/S 3999 Dallas, TX 75265		DIRECT TELEPHONE CALLS TO:  Robby T. Holland (972) 917-4367
NAME OF INVENTOR: (1) <b>Youngmin Kim</b>	NAME OF INVENTOR: (2) <b>Shawn T. Walsh</b>	NAME OF INVENTOR: (3)
RESIDENCE (City and State Only) <b>Allen, Plano, Texas</b>	RESIDENCE (City and State Only) <b>Richardson, Texas</b>	RESIDENCE (City and State Only)
Post Office Address: <b>1422 Lone Star 7101 Chase Oaks #1618 Plano, Texas 75025 Allen, Tx 75013</b>	Post Office Address: <b>633 Stillmeadow Drive Richardson, Texas 75081</b>	Post Office Address:
Country of Citizenship: <b>Korea</b>	Country of Citizenship: <b>U.S.A.</b>	Country of Citizenship:
Signature of Inventor: 	Signature of Inventor:	Signature of Inventor:
Date: <b>6-18-99</b>	Date:	Date:

**APPLICATION FOR UNITED STATES PATENT**  
**DECLARATION AND POWER OF ATTORNEY**

As a below named inventor, I declare that my residence, post office address and citizenship are as stated below next to my name; that I verily believe that I am the original, first and sole inventor if only one name is listed below, or an original, first and joint inventor if plural inventors are named below, of the subject matter which is claimed and for which a patent is sought on the invention entitled as set forth below, which is described in the attached specification; that I have reviewed and understand the contents of the specification, including the claims, as amended by any amendment specifically referred to in the oath or declaration; that no application for patent or inventor's certificate on this invention has been filed by me or my legal representatives or assigns in any country foreign to the United States of America; and that I acknowledge my duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, section 1.56;

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true, and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

TITLE OF INVENTION: <b>A TUNABLE SIDEWALL SPACER PROCESS FOR CMOS INTEGRATED CIRCUITS</b>		
POWER OF ATTORNEY: I HEREBY APPOINT THE FOLLOWING ATTORNEYS TO PROSECUTE THIS APPLICATION AND TRANSACT ALL BUSINESS IN THE PATENT AND TRADEMARK OFFICE CONNECTED THEREWITH.  Robby T. Holland, Reg. No. 33,304 W. James Brady III, Reg. No. 32,080 Richard L. Donaldson, Reg. No. 25,673 William B. Kempler, Reg. No. 28,228 Jay M. Cantor, Reg. No. 19,906		
SEND CORRESPONDENCE TO:  Robby T. Holland Texas Instruments Incorporated PO Box 655474, M/S 3999 Dallas, TX 75265		DIRECT TELEPHONE CALLS TO:  Robby T. Holland (972) 917-4367
NAME OF INVENTOR: (1)  Youngmin Kim	NAME OF INVENTOR: (2)  Shawn T. Walsh	NAME OF INVENTOR: (3)
RESIDENCE (City and State Only)  Plano, Texas	RESIDENCE (City and State Only)  Richardson, Texas	RESIDENCE (City and State Only)
Post Office Address: 7101 Chase Oaks #1618 Plano, Texas 75025	Post Office Address: 633 Stillmeadow Drive Richardson, Texas 75081	Post Office Address:
Country of Citizenship:  Korea	Country of Citizenship:  U.S.A.	Country of Citizenship:
Signature of Inventor:	Signature of Inventor: 	Signature of Inventor:
Date:	Date: 6/18/99	Date: